Skip navigation
Please use this identifier to cite or link to this item: http://repository.iitr.ac.in/handle/123456789/8728
Title: Width optimization of global inductive VLSI interconnects
Authors: Kumar Kaushik, Brajesh
Sarkar S.
Agarwal R.P.
Published in: Microelectronics International
Abstract: Purpose - The performance of a high-speed chip is highly dependent on the interconnects, which connect different macro cells within a VLSI chip. Delay, power dissipation and cross-talk are the major design constraints for high performance VLSI interconnects. The importance of on-chip inductance is continuously increasing with higher clock frequency, faster on-chip rise time, wider wires, ever-growing length of interconnects and introduction of new materials for low resistance interconnects. In the current scenario, interconnect is modeled as an RLC transmission line. Interconnect width optimization plays an important role in deciding transition delay and power dissipation. This paper aims to optimize interconnect width for a matched condition to reduce power and delay parameters. Design/methodology/approach - Width optimization is done for two sets of interconnect terminating conditions, namely active gate and passive capacitance. SPICE simulations have been used to validate the findings. Findings - For a driver interconnect load model terminated by an active gate load, a trade-off exists between short circuit and dynamic power in inductive interconnects, since with wider lines dynamic power increases, but short circuit power of the load gate decreases due to reduced transient delay. Whereas, for a line terminated by a capacitor, such trade-off does not exist. Many of the previous researches have modeled the active gate load at the terminating end by its input parasitic gate capacitance. Practical implications - This paper shows that such modeling leads to inaccuracy in estimation of power, and therefore non-optimal width selection, especially for large fan-out conditions. Originality/value - The finding is that the impedance matching between transmission line at driver and load ends plays an important role in estimation of overall power dissipation and transition delay of a VLSI circuit.@ Emerald Group Publishing Limited.
Citation: Microelectronics International (2006), 23(1): 26-30
URI: https://doi.org/10.1108/13565360610642723
http://repository.iitr.ac.in/handle/123456789/8728
Issue Date: 2006
Keywords: Impedance voltage
Inductance
Optimization techniques
ISSN: 13565362
Author Scopus IDs: 57021830600
7403239706
7402481365
Author Affiliations: Kaushik, B.K., Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India
Sarkar, S., Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India
Agarwal, R.P., Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India
Corresponding Author: Kaushik, B.K.; Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India; email: brajesh_k_k@yahoo.com
Appears in Collections:Journal Publications [ECE]

Files in This Item:
There are no files associated with this item.
Show full item record


Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.