Skip navigation
Please use this identifier to cite or link to this item: http://repository.iitr.ac.in/handle/123456789/8338
Title: Frequency-independent warning detection sequential for dynamic voltage and frequency scaling in ASICs
Authors: Das B.P.
Onodera H.
Published in: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Abstract: In this paper, a metastability immune warning flip-flop (FF) is proposed, which consists of an edge detector, a warning window generator, and a warning detector along with a traditional FF. The delayed data are monitored during the warning window to flag a warning signal before the data enter the erroneous zone. In this scheme, the warning window is independent of input clock frequency and hence is suitable for frequency scaling application. A 16-bit Kogge-stone adder is implemented in 65-nm technology, which uses warning FF for dynamic voltage and frequency scaling (DVFS). The warning FF-based DVFS allows elimination of safety margins and operates till the point of first warning of the adder without any erroneous results. The experiments were conducted with different supply voltages, phase-shifted clocks, and process conditions. The circuit is helpful to determine when to stop further reduction in supply voltage by producing the warning signal with predefined timing slacks in DVFS application. The test chip results demonstrate that the proposed circuit can track the critical path delay of 2.4-7.5 ns at warning voltage of 1.15-0.72 V, respectively. The measured results from 10 different chips show the effectiveness of the proposed concept across process variation. © 1993-2012 IEEE.
Citation: IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2014), 22(12): 2535-2548
URI: https://doi.org/10.1109/TVLSI.2013.2296033
http://repository.iitr.ac.in/handle/123456789/8338
Issue Date: 2014
Publisher: Institute of Electrical and Electronics Engineers Inc.
Keywords: Dynamic voltage scaling (DVS)
error detection sequential (EDS)
resilient circuits
warning prediction sequential.
ISSN: 10638210
Author Scopus IDs: 24472836100
7202438710
Author Affiliations: Das, B.P., Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto, 606-8501, Japan, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, United States
Onodera, H., Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto, 606-8501, Japan, Japan Science and Technology, CREST, Japan
Corresponding Author: Das, B.P.; Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto UniversityJapan; email: bishnu.iisc@gmail.com
Appears in Collections:Journal Publications [ECE]

Files in This Item:
There are no files associated with this item.
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.