Skip navigation
Please use this identifier to cite or link to this item: http://repository.iitr.ac.in/handle/123456789/8188
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar Kaushik, Brajesh-
dc.contributor.authorSarkar S.-
dc.date.accessioned2020-10-09T05:07:40Z-
dc.date.available2020-10-09T05:07:40Z-
dc.date.issued2008-
dc.identifier.citationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2008), 27(6): 1150-1154-
dc.identifier.issn2780070-
dc.identifier.urihttps://doi.org/10.1109/TCAD.2008.923259-
dc.identifier.urihttp://repository.iitr.ac.in/handle/123456789/8188-
dc.description.abstractThis paper deals in crosstalk analysis of a CMOS-gate-driven capacitively and inductively coupled interconnect. Alpha power-law model of a MOS transistor is used to represent a CMOS driver. This is combined with a transmission-line- based coupled-interconnect model to develop a composite driver-interconnect-load model for analytical purposes. On this basis, a transient analysis of crosstalk noise is carried out. Comparison of the analytical results with SPICE extracted results shows that the average error involved in estimating noise peak and their time of occurrence is less than 7%. © 2008 IEEE.-
dc.language.isoen_US-
dc.relation.ispartofIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems-
dc.subjectCoupling-
dc.subjectCrosstalk noise-
dc.subjectInductance-
dc.subjectIntegrated-circuit interconnect-
dc.subjectSignal integrity-
dc.subjectTransmission lines-
dc.titleCrosstalk analysis for a CMOS-gate-driven coupled interconnects-
dc.typeArticle-
dc.scopusid57021830600-
dc.scopusid7403239706-
dc.affiliationKaushik, B.K., Department of Electronics and Electrical Engineering, G. B. Pant Engineering College, Uttarakhand, Pauri Garhwal 246001, India-
dc.affiliationSarkar, S., Faculty of Engineering, Mody Institute of Technology and Science-Laksmangarh, Rajasthan, Sikar 332 311, India-
dc.description.correspondingauthorKaushik, B. K.; Department of Electronics and Electrical Engineering, G. B. Pant Engineering College, Uttarakhand, Pauri Garhwal 246001, India; email: brajesh_k_k@yahoo.com-
Appears in Collections:Journal Publications [ECE]

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.