Skip navigation
Please use this identifier to cite or link to this item: http://repository.iitr.ac.in/handle/123456789/25917
Title: Impact of dual-k spacer on analog performance of underlap FinFET
Authors: Nandi A.
Saxena A.K.
Dasgupta, Sudeb
Published in: Microelectronics Journal
Abstract: Multigate structures have better short channel control than conventional bulk devices due to increased gate electrostatic control. FinFET is a promising candidate among multigate structures due to its ease of manufacturability. The RF performance of FinFET is affected by gate controlled parameters such as transconductance, output conductance and total gate capacitance. In this paper we have used dual-k spacers in underlap FinFETs to improve the gate electrostatic integrity. The inner high-k spacer helps in better screening out the gate sidewall fringing fields, thereby, increasing transconductance and reducing output conductance with increase in total gate capacitance. At 16 nm gate lengths, we have observed that, the intrinsic gain of dual-k spacer based FinFET can be increased by more than 100% (>6 dB) without affecting cutoff frequency and maximum oscillation frequency, as compared to conventional single spacer based FinFET. Improvement in cutoff frequency by 11% and maximum oscillation frequency by 5% can be achieved, when the gate lengths are scaled down to 12 nm, in addition to 2.75 times (8.8 dB) increase in intrinsic gain. © 2012 Elsevier Ltd.
Citation: Microelectronics Journal, 43(11): 883-887
URI: https://doi.org/10.1016/j.mejo.2012.06.001
http://repository.iitr.ac.in/handle/123456789/25917
Issue Date: 2012
Keywords: Cutoff frequency
Dual-k spacer
Electrostatic integrity (EI)
Figures of merit (FOM)
Intrinsic gain
Short channel effect (SCE)
ISSN: 262692
Author Scopus IDs: 55260064900
22836231600
57191737302
Author Affiliations: Nandi, A., Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, Uttarakhand 247667, India
Saxena, A.K., Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, Uttarakhand 247667, India
Dasgupta, S., Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, Uttarakhand 247667, India
Funding Details: 
Corresponding Author: Nandi, A.; Department of Electronics and Computer Engineering, , Roorkee, Uttarakhand 247667, India; email: ashutosh.chl@gmail.com
Appears in Collections:Journal Publications [ECE]

Files in This Item:
There are no files associated with this item.
Show full item record


Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.