Skip navigation

Browsing by Author Scopus IDs 57209097558

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 6 of 6
Issue DateTitleAuthor(s)
2016A variation aware timing model for a 2-input NAND gate and its use in sub-65 nm CMOS standard cell characterizationKaur B.; Sharma A.; Alam N.; Manhas, Sanjeev Kumar; Anand, Bulusu
2012An accurate current source model for CMOS based combinational logic cellKaur B.; Vundavalli S.; Manhas, Sanjeev Kumar; Dasgupta, Sudeb; Anand, Bulusu
2013An efficient method for ECSM characterization of CMOS inverter in nanometer range technologiesKaur B.; Miryala S.; Manhas, Sanjeev Kumar; Anand, Bulusu
2014Efficient ECSM characterization considering voltage, temperature, and mechanical stress variabilityKaur B.; Alam N.; Manhas, Sanjeev Kumar; Anand, Bulusu
2011Efficient nanoscale VLSI standard cell library characterization using a novel delay modelMiryala S.; Kaur B.; Anand, Bulusu; Manhas, Sanjeev Kumar
2012Leakage current reduction using modified gate replacement technique for CMOS VLSI circuitSingh S.; Kaur B.; Kumar Kaushik, Brajesh; Dasgupta, Sudeb