Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Author Scopus IDs
Published In
Help
Sign on to:
My Repository
Receive email
updates
Edit Profile
IITR's Institutional Repository
Browsing by Author Scopus IDs 55260064900
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 9 of 9
Issue Date
Title
Author(s)
2012
Analog performance analysis of dual-k spacer based underlap FinFET
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
2013
Analytical modeling of a double gate mosfet considering source/drain lateral gaussian doping profile
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
2017
Analytical Modeling of DG-MOSFET in Subthreshold Regime by Green's Function Approach
Nandi A.
;
Pandey N.
;
Dasgupta, Sudeb
2018
Analytical Modeling of Gate-Stack DG-MOSFET in Subthreshold Regime by Green's Function Approach
Nandi A.
;
Pandey N.
;
Dasgupta, Sudeb
2013
Design and analysis of analog performance of dual-k spacer underlap N/P-FinFET at 12 nm gate length
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
2014
Enhancing low temperature analog performance of underlap FinFET at scaled gate lengths
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
2012
Impact of dual-k spacer on analog performance of underlap FinFET
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
2020
Modeling source/drain lateral Gaussian doping profile of DG-MOSFET using Green's function approach
Shukla A.K.
;
Nandi A.
;
Dasgupta, Sudeb
2016
Oxide thickness and S/D junction depth based variation aware OTA design using underlap FinFET
Nandi A.
;
Saxena A.K.
;
Dasgupta, Sudeb
