Skip navigation

Browsing by Author Scopus IDs 26538319600

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 8 of 8
Issue DateTitleAuthor(s)
2011Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tiedindependent gate and symmetricasymmetric optionsVaddi R.; Agarwal R.P.; Dasgupta, Sudeb
2012Compact modeling of a generic double-gate MOSFET with gate-S/D underlap for subthreshold operationVaddi R.; Agarwal R.P.; Dasgupta, Sudeb
2011Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID): Device and circuit co-designVaddi R.; Agarwal R.P.; Dasgupta, Sudeb; Kim T.T.
2010Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOSVaddi R.; Dasgupta, Sudeb; Agarwal R.P.
2009Device and circuit design challenges in the digital subthreshold region for ultralow-power applicationsVaddi R.; Dasgupta, Sudeb; Agarwal R.P.
2021Hardware Security Exploiting Post-CMOS Devices: Fundamental Device Characteristics, State-of-the-Art Countermeasures, Challenges and RoadmapJapa A.; Majumder M.K.; Sahoo S.K.; Vaddi R.; Kumar Kaushik, Brajesh
2011Optimization of vertical silicon nanowire based solar cell using 3D TCAD simulationKumar J.; Manhas, Sanjeev Kumar; Singh, Dharmendra Prasad; Vaddi R.
2010Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logicVaddi R.; Dasgupta, Sudeb; Agarwal R.P.