Skip navigation

Browsing by Author Scopus IDs 19638288800

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 10 of 10
Issue DateTitleAuthor(s)
2015A comparative analysis of symmetric and asymmetric dual-k spacer FinFETs from device and circuit perspectivesPal P.K.; Kumar Kaushik, Brajesh; Anand, Bulusu; Dasgupta S.
2016A transformed analytical model for thermal noise of FinFET based on fringing field ApproximationSharma S.M.; Dasgupta S.; Kartikeyan, Machavaram Venkata
2015An 8 bit, 100 kS/s, switch-capacitor DAC SAR ADC for RFID applicationsJoshi A.; Manhas, Sanjeev Kumar; Sharma S.K.; Dasgupta S.
2012Analysis of propagation delay in mixed carbon nanotube bundle as global VLSI interconnectsDas P.K.; Majumder M.K.; Kumar Kaushik, Brajesh; Dasgupta S.
2015Design and analysis of low power and area efficient single capacitor DAC based successive approximation ADC using 45 Nm Fin FETJoshi A.; Sharma S.K.; Manhas, Sanjeev Kumar; Dasgupta S.; Tomar G.S.
2018FinFETs for RF Applications: A Literature reviewSharma S.M.; Dasgupta S.; Kartikeyan, Machavaram Venkata
2013Impact of series resistance on Si nanowire MOSFET performanceKaushal G.; Manhas, Sanjeev Kumar; Maheshwaram S.; Dasgupta S.
2012Novel modeling approach for multi-walled CNT bundle in global VLSI interconnectsKumar J.; Majumder M.K.; Kumar Kaushik, Brajesh; Dasgupta S.; Manhas, Sanjeev Kumar
2012Performance analysis of dual-k spacer at source side for underlap FinFETsPal P.K.; Singh P.; Kumar Kaushik, Brajesh; Anand, Bulusu; Dasgupta S.
2017Successive Conformal Mapping Technique to Extract Inner Fringe Capacitance of Underlap DG-FinFET and Its Variations with Geometrical ParametersSharma S.M.; Dasgupta S.; Kartikeyan, Machavaram Venkata