Skip navigation

Browsing by Author Sarkar D.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 7 of 7
Issue DateTitleAuthor(s)
2016An enhanced equivalence checking method to handle bugs in programs with recurrencesDutta, Sudakshina; Sarkar D.; Maciaszek L.; Maciaszek L.; Filipe J.
2019Collective enhancement in nuclear level densityMohanto G.; Parihari A.; Rout P.C.; De S.; Mirgule E.T.; Srinivasan B.; Mahata K.; Behera S.P.; Kushwaha M.; Sarkar D.; Nayak B.K.; Saxena A.; Kumar A.K.R.; Gandhi A.; Sangeeta; Deb N.K.; Arumugam, Paramasivan
2008Modeling of leakage current mechanisms in nanoscale DG MOSFET and its application to low power SRAM designSarkar D.; Datta D.; Dasgupta, Sudeb
2007Modeling of leakages in nano-scale DG MOSFET to implement low power SRAM: A device/circuit co-designSarkar D.; Ganguly S.; Datta D.; Sarab A.A.P.; Dasgupta, Sudeb
2019Reactivity studies on aminotroponiminatogermylene stabilized ruthenium(II) complexesYadav D.; Singh D.; Sarkar D.; Sinhababu S.; Sharma M.K.; Nagendran S.
2017Synchronization Validation for Cross-Thread Dependences in Parallel ProgramsDutta, Sudakshina; Sarkar D.; Rawat A.
2016Validation of loop parallelization and loop vectorization transformationsDutta, Sudakshina; Sarkar D.; Rawat A.; Singh K.; Maciaszek L.; Maciaszek L.; Filipe J.