Skip navigation

Browsing by Author Anand B.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 10 of 10
Issue DateTitleAuthor(s)
2015A comparative analysis of symmetric and asymmetric dual-k spacer FinFETs from device and circuit perspectivesPal P.K.; Kaushik B.K.; Anand B.; Dasgupta, Sudeb
2012A TCAD approach to evaluate channel electron density of double gate symmetric n-tunnel FETMenka; Anand B.; Dasgupta, Sudeb
2014An analytical delay model for mechanical stress induced systematic variability analysis in nanoscale circuit designAlam N.; Anand B.; Dasgupta, Sudeb
2015Efficient static D-latch standard cell characterization using a novel setup time modelSharma A.; Sharma Y.; Dasgupta, Sudeb; Anand B.
2012Gate-pitch optimization for circuit design using strain-engineered multifinger gate structuresAlam N.; Anand B.; Dasgupta, Sudeb
2012Impact of dummy poly on the process-induced mechanical stress enhanced circuit performanceAlam N.; Anand B.; Dasgupta, Sudeb
2012Performance analysis of dual-k spacer at source side for underlap FinFETsPal P.K.; Singh P.; Kaushik B.K.; Anand B.; Dasgupta, Sudeb
2012Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performanceAlam N.; Anand B.; Dasgupta, Sudeb
2012The impact of process-induced mechanical stress in narrow width devices and circuit design issuesAlam N.; Anand B.; Dasgupta, Sudeb
2012The impact of process-induced mechanical stress on multi-fingered device performanceAlam N.; Dasgupta, Sudeb; Anand B.