Skip navigation

Browsing by Author Sarkar S.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 87 to 90 of 90 < previous 
Issue DateTitleAuthor(s)
2007Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect loadKaushik B.K.; Sarkar S.; Agarwal R.P.
2007Waveform analysis and delay prediction in simultaneously switching CMOS gate driven inductively and capacitively coupled on-chip interconnectsKaushik B.K.; Sarkar S.; Agarwal R.P.; Joshi R.C.
2005Well-head arsenic removal units in remote villages of Indian subcontinent: Field results and performance evaluationSarkar S.; Gupta A.; Biswas R.K.; Deb A.K.; Greenleaf J.E.; SenGupta A.K.
2006Width optimization of global inductive VLSI interconnectsKaushik B.K.; Sarkar S.; Agarwal R.P.