Skip navigation

Browsing by Author Sarkar S.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 55 to 57 of 57 < previous 
Issue DateTitleAuthor(s)
2007Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect loadKumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.
2007Waveform analysis and delay prediction in simultaneously switching CMOS gate driven inductively and capacitively coupled on-chip interconnectsKumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.; Joshi R.C.
2006Width optimization of global inductive VLSI interconnectsKumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.