IITR's Institutional Repository: Browsing Repository

Browsing by Author Sarkar S.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 46 to 57 of 57 < previous

Issue Date	Title	Author(s)
2011	Repeater insertion in crosstalk-aware inductively and capacitively coupled interconnects	Kumar Kaushik, Brajesh; Agarwal R.P.; Sarkar S.; Joshi R.C.; Chauhan D.S.
2012	Signature of an antiferromagnetic metallic ground state in heavily electron-doped Sr 2FeMoO 6	Jana S.; Meneghini C.; Sanyal P.; Sarkar S.; Saha-Dasgupta T.; Karis O.; Ray S.
2002	Space-time evolution of ultra-relativistic heavy ion collisions and hadronic spectra	Patra, Binoy Krishna; Alam J.-E.; Roy P.; Sarkar S.; Sinha B.
2009	Structural identification and cytotoxic activity of a polysaccharide from the fruits of Lagenaria siceraria (Lau)	Ghosh, Kaushik; Chandra K.; Ojha A.K.; Sarkar S.; Islam S.S.
2016	Structure of Te80 52132: The two-particle and two-hole spectrum of Sn82 50132	Biswas S.; Palit R.; Navin A.; Rejmund M.; Bisoi A.; Sarkar M.S.; Sarkar S.; Bhattacharyya S.; Biswas D.C.; Caamaño M.; Carpenter M.P.; Choudhury D.; Clément E.; Danu L.S.; Delaune O.; Farget F.; De France G.; Hota S.S.; Jacquot B.; Lemasson A.; Mukhopadhyay S.; Nanal V.; Pillay R.G.; Saha S.; Sethi J.; Singh P.; Srivastava, Praveen Chandra; Tandel S.K.
2005	Terminating load dependent width optimization of global inductive VLSI interconnects	Kumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.
2016	Thermally aware performance analysis of single-walled carbon nanotube bundle as VLSI interconnects	Rai M.K.; Kumar Kaushik, Brajesh; Sarkar S.
2018	Toeplitz and asymptotic Toeplitz operators on H2(Dn)	Maji, Amit; Sarkar J.; Sarkar S.
2007	Voltage scaling - A novel approach for crosstalk reduction in global VLSI interconnects	Kumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.; Joshi R.C.
2007	Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load	Kumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.
2007	Waveform analysis and delay prediction in simultaneously switching CMOS gate driven inductively and capacitively coupled on-chip interconnects	Kumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.; Joshi R.C.
2006	Width optimization of global inductive VLSI interconnects	Kumar Kaushik, Brajesh; Sarkar S.; Agarwal R.P.

Showing results 46 to 57 of 57 < previous